A high-speed low-complexity hardware interleaver/deinterleaver is presented. It supports all 77 802.11n high-throughput (HT) modulation and coding schemes (MCSs) with short and long guard intervals and the 8 non-HT MCSs defined in 802.11a/g. The paper proposes a design methodology that distributes the three permutations of an interleaver to both write address and read address. The methodology not only reduces the critical path delay but also facilitates the address generation. In addition, the complex mathematical formulas are replaced with optimized hardware structures in which hardware intensive dividers and multipliers are avoided. Using 0.13 um CMOS technology, the cell area of the proposed interleaver/deinterleaver is 0.07 mm 2 , and the synthesized maximal working frequency is 400 MHz. Comparison results show that it outperforms the three other similar works with respect to hardware complexity and max frequency while maintaining high flexibility.
Introduction
Over the past several years IEEE 802.11a/g wireless local area network (WLAN) [1, 2] has appeared in a great number of electronic devices, from notebooks to personal media players, to mobile phones. Recently, new applications such as simultaneous transmission of multiple HDTV signals, videos, and online games have created a need for higher throughput WLAN. The latest established IEEE 802.11n WLAN [3] employs multiple-input multiple-output (MIMO) orthogonal frequency-division multiplexing (OFDM) transmission technique to enable high-throughput communication for up to 600 Mb/s. However, it also increases the computational and the hardware complexities greatly, compared with the original 802.11a/g standard. In order to obtain economical 802.11n products, optimized implementation of the physical layer of 802.11n has gained significant attention for the researchers [4] .
Interleaver is mandatory in the physical layer of 802.11n. It plays a key role in exploiting spatial diversity and frequency diversity [5] . Interleaving algorithms for high-throughput (HT) wireless communication system to reduce the decoding errors have been proposed in [6] [7] [8] [9] . Hardware architectures for 802.11a/g interleaver have been reported in several literatures [10] [11] [12] . However, few papers [13, 14] focus on the hardware implementation of 802.11n interleaver and deinterleaver. According to IEEE 802.11n standard, the interleaver and deinterleaver are required capable of processing 648 bits within 3.6 µs when short guard interval is used, which means that a minimum operating frequency of 180 MHz is required to be achieved. In addition, four inter-leavers and four deinterleavers are needed in a 4-stream 802.11n system. It can be seen from [15] that if the interleaver/deinterleaver is not efficiently implemented, it occupies silicon area as many as some significant blocks (i.e., Fast Fourier Transform (FFT), Viterbi Decoder, and Phase Tracking.) do. Therefore, designing a high-speed low-complexity interleaver/deinterleaver for the 802.11n WLAN is very important. In this paper, a design methodology, which distributes three permutations of an interleaver to both write address and read address, is proposed to reduce critical path delay and hardware complexity. Besides, the complex 2 VLSI Design mathematical formulas are replaced with optimized hardware structures. All hardware intensive blocks as dividers and multipliers in the permutation formulas are suppressed.
The remainder of this paper is organized as follows. Section 2 introduces interleaving algorithm for IEEE 802.11a/ g/n. In Section 3, the proposed design methodology and hardware architecture are demonstrated in detail. Implementation and comparison results are shown in Section 4. Conclusions are given in Section 5.
Interleaver for 802.11a/g/n
The interleaver used in IEEE 802.11a/g/n WLAN is block interleaver with block size corresponding to the number of bits in a single OFDM symbol. For 802.11a/g or 802.11n single-stream mode, the interleaving algorithm is defined by two permutations. If more than one spatial stream exists in the 802.11n physical layer, a third permutation called frequency rotation will be applied to the additional spatial streams. Let k be the index of the coded bits before the first permutation, let i be the index after the first permutation, j be the index after the second permutation, and r be the index after the third permutation prior to modulation mapping. The first permutation which ensures adjacent coded bits mapped onto nonadjacent subcarriers is defined as
where k = 0, 1, . . . , N cbpss (i ss ) − 1. N col is the column number, which can be 13, 16, or 18 . N row = N cbpss (i ss )/N col is the number of rows of the interleaving matrix. The modulo operation is denoted by mod, while the function floor(·) stands for the largest integer not exceeding the parameter. The second permutation ensures that adjacent coded bits are mapped alternately onto less and more significant bits of the constellation and, thereby, long runs of low reliability bits are avoided. It is defined as
where i = 0, 1, . . . , N cbpss (i ss ) − 1. N bpscs (i ss ) is the number of coded bits per subcarrier. s(i ss ) = max(N bpscs (i ss )/2, 1). The third permutation ensures that the consecutive carriers used across spatial streams should not be highly correlated. It is defined as
where 
The second permutation reverses the second permutation in the interleaver. It is defined as
The third permutation reverses the first permutation of the interleaver. It is defined as
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Proposed Design Methodology.
Generally, the implementing approaches for interleaver and deinterleaver can be classified in two categories, look-up-table-(LUT-) based approach and address-generation-unit-(AGU-) based approach [10] . The former can support most interleaving schemes and has low hardware complexity. However, because the complete permuted sequence of every interleaving mode has to be stored explicitly in the LUT, it is not suitable for multimode design. In IEEE 802.11n standard, there are 77 HT modulation and coding schemes (MCSs), in which 32 interleaving modes are defined. And in the IEEE 802.11a/g standard, there are 8 non-HT MCSs, in which another 4 interleaving modes are defined. Therefore, the latter AGUbased approach, which can achieve a significant reduction of silicon area at the price of designing a smart AGU, is a better candidate for 802.11a/g/n interleaver and deinterleaver. For the hardware implementation of interleaver with AGU, the main challenge is to simplify address computation for AGU and at the same time meeting the high-speed requirements. In general, interleaving operation is realized by writing the incoming data stream into a memory matrix according to the permuted address, and then simply reading out data with sequential address [14] . As shown in Section 2, the set of equations (1)- (3), which provides permuted address for the 802.11a/g/n interleaver, involves a large number of hardware intensive blocks, for example, dividers, multipliers, and so forth. Therefore, this conventional implementation will lead to long critical path and very high hardware complexity. In order to deal with this issue, a design methodology that uses the permuted sequence from (1) as the write address and the permuted sequence from (4)- (5) as the read address is firstly proposed in our previous work [13] . Here, we introduce a more attractive design methodology which has lower hardware complexity than the original one. The principle of the new design methodology is illustrated in Figure 1 . First the three permutations of interleaver are implemented separately. Since (6), (5), and (4) are the inverse of (1), (2), and (3), respectively, the permutations defined by (1)- (3) can also be realized by first writing the incoming data stream into the memory matrix with sequential address, and then reading out the data according to the permuted address defined by (6)-(4). Based on this transformation, the three permutations of intealerver can be implemented using a hybrid method denoted by step 2 in Figure 1 . Because the consecutive sequential reading and sequential writing can be omitted, the interleaving operation can be realized by using the permuted sequence from (1)-(2) as the write address and the permuted sequence from (4) as the read address.
Optimized Hardware Structures.
Due to complex mathematical computation in (1)- (2) and (4), the direct arithmetic way to yield the permuted sequence is hardware inefficient. In order to avoid the hardware intensive blocks, for example, dividers, multipliers, and so forth, those complex equations are further replaced with optimized hardware structures.
In (1)-(2), the parameter s(i ss ) is 1 for both BPSK and QPSK, 2 for 16QAM, and 3 for 64QAM. Next we consider the three different cases separately. For the BPSK and QPSK case, (2) can be rewritten as j = i. Hence, the relation between j and k can be simply represented as
To describe the recursion of (7) in a generic way, first the permuted sequence j is represented with constant and parameter N row , for example, the index j 0 is equal to 0 when the input k is 0, the index j 1 is equal to N row when the input k is 1, the index j 2 is equal to 2N row when the input k is 2, and so forth. Then we put the permuted sequence into the interleaving matrix row by row. Finally the behavior of (1), (2) for BPSK and QPSK is obtained as shown in Figure 2 . In every row, the value of first index is equal to the row number, and the value of next index is generated by adding the parameter N row to the value of current index. 
. . . For the 16QAM case, the parameter N cbpss (i ss ) is integer times of 2; then (2) can be rewritten as
First the permuted sequence j from (8) is also represented with constant and parameter N row , for example, the index j 0 is equal to 0 when the input k is 0, the index j 1 is equal to N row + 1 when the input k is 1, the index j 2 is equal to 2N row when the input k is 2, and so forth. Then we also put the permuted sequence j into the interleaving matrix row by row. Finally the behavior of (1)-(2) for 16QAM is obtained as shown in Figure 3 . 
. . . For the 64QAM case, the parameter N cbpss (i ss ) is integer times of 3; then (2) can be rewritten as
We analyze (9) using the similar manner as described for (8) . The behavior of (1)-(2) for 64QAM is obtained as shown in Figure 4 .
It can be seen that the sequences inside brackets are identical for all the three cases. Hence, the permuted sequence from (1)-(2) can be represented as the summation of identical sequence with offset sequence. For the BPSK and QPSK case, the offset sequence is all-zero sequence. For the 16QAM case, only 0, +1, and −1 are consisted in the offset sequence. And for the 64QAM case, the offset sequence is formed with 0, +1, −1, +2, and −2. To efficiently generate the offset sequence in hardware, a novel solution that divides the interleaving matrix into several small submatrices is proposed. Figure 5 shows the submatrices for 16QAM and 64QAM, where the row flag (r f) and column flag (c f) are used to determine the location of each index, thereby, the offset sequence can be generated using a few multiplexers and cyclic shift registers. Eventually, (1)-(2) can be implemented using an optimized hardware structure as shown in Figure 6 . The upside circuits are used to generate the identical sequence, whereas the three underside multiplexers are used to generate the offset sequence.
In (4), the parameter i ss is the index of spatial stream. If i ss is equal to 1, (4) can be rewritten as j = r, and thus the permuted sequence j is sequential. It does not perform any frequency rotation. If i ss is equal to 2, 3, or 4, the permuted sequence for any modulation scheme is also sequential but with a nonzero starting value. The starting values for different modulation schemes are shown in Table 1 . An optimized hardware structure matches that the behavior of (4) is proposed as shown in Figure 7 . The circuits in the dashed box are used to generate the starting values for the followed counter. The two multiple constant multiplication (MCM) units are implemented using hardwired shifts and adders, for example, 2m = m 1, 3m = 2m + m, and so forth.
Complete Hardware
Architecture. The proposed hardware architecture for the IEEE 802.11a/g/n interleaver/ deinterleaver is shown in Figure 8 . It consists of six functional blocks. The write address generation unit (WAGU) is used to generate the permuted sequence defined by (1)-(2), and the read address generation unit (RAGU) is used to generate the permuted sequence defined by (4) . Figures 6 and 7 show the optimized hardware structures for WAGU and RAGU, respectively. The two single-port RAMs denoted by SPRAM1 and SPRAM2 are act as a ping-pang double buffer to support consecutive OFDM symbols. Because only one set of address bus exists in one single-port RAM, one multiplexer is used for each to select the input address. The look-up table (LUT) is used for storing configuring parameters as N cbpss and N row , thereby, the supported interleaving and deinterleaving modes can be changed by updating the small LUT without modifying any other computational or control unit.
The state transition diagram for the control finite state machine (FSM) is shown in Figure 9 . Initially the FSM is in the idle state S0. When the input valid signal din valid is activated, the FSM enters the state S1, in which the input data stream is written into SPRAM1. After N cbpss bits have been written into the SPRAM1, the FSM enters the state S2, in which the input data stream is written into SPRAM2 and the output data stream is read from SPRAM1. Note that the FSM is changed to the idle state S0 from whatever state the FSM is in when the soft reset signal (s reset) of the interleaver/deinterleaver is activated.
Since the deinterleaving operation is inverse of interleaving operation, the deinterleaver can be realized by alternating write address and read address of interleaver. Instead, we implement the deinterleaver via alternating the request signals of write address and read address in the control FSM. Whether the proposed design acts as interleaver or deinterlever is controlled by the input signal int deint. Because IEEE 802.11a/g/n WLAN is time division duplex system, the same interleaver/deinterleaver hardware block can be shared by transmitter and receiver.
Implementation and Comparison
At first, the proposed interleaver/deinterleaver is modeled in Verilog. The functional verification is done by comparing the results from ModelSim simulator with the results from original equations. After functional verification, the proposed interleaver/deinterleaver is synthesized into a 0.13 µm onepoly six-metal layer (1P6M) CMOS library from semiconductor manufacturing international corporation (SMIC).
Since only a few discrete-size memory blocks can be generated by the memory compiler tool Artisan, two 672 × 6-bit single-port RAMs are adopted for the IEEE 802.11a/g/n interleaver/deinterleaver to support the maximal block size of 648 and 6 soft bits processing in the decoder.
The implementation details and comparison results are shown in Table 2 . The area and max working frequency are reported by Design Compiler (DC) tool. We compare this implementation with three other similar works. Among the four designs, this work is the only one that supports three standards. It is to be noted that because of the differences in target technology, parallelism, and ping-pang buffer, it is hard to make an absolutely fair comparison. In practice, although memory dominates the total silicon area of an interleaver/deinterleaver, the hardware complexity mainly depends on the implementation of AGU since features as parallelism and ping-pang buffer can be simply changed by updating control logic and memory configuration. Hence, it is appropriate to make a relatively fair hardware complexity comparison between two works by comparing their normalized complexity (NC). The NC represents the normalized hardware requirements for realizing the aforementioned three permutations; it is defined by.
The parameter MFS is the minimum feature size of target technology. In [16] , an interleaver complaint to WWiSE proposal is implemented using parallel-bit architecture. The parallel-bit architecture can achieve small interleaving latency at the price of high hardware complexity. Unfortunately, the interleaving algorithm defined in the final 802.11n standard is different from the WWiSE proposal, therefore it cannot be directly used to implement the 802.11n interleaver/deinterleaver. In [13] , we have presented a low-cost 802.11n interleaver/deinterleaver. It can be seen that this new implementation offers a reduction of 37.5% NC over the earlier one. The reason is that initial read address and initial register values of each mode no longer need to be stored in LUT for the present proposed design methodology. In [14] , a 4-stream interleaver is proposed for 802.11n WLAN. Parallel-stream architecture can use 3 sets of AGU to provide address for 4 spatial streams since the maximum types of spatial streams defined in 802.11n are 3. However, the parallel-stream implementation will degrade flexibility from point of view of system integration compared to single-stream architecture; that is, the single-stream implementation can be integrated into 1-, 2-, 3-, or 4-stream 802.11n WLAN chip without any modification. The comparison shows that our implementation offers a reduction of 45.4% NC over that of reference [14] . Moreover, ping-pang buffer is necessary for interleaver/deinterleaver in practical 802.11n WLAN system, thereby control logic and memory configuration of reference [14] need to be updated to support the processing of consecutive OFDM symbols. To sum up, the proposed implementation outperforms the three other works with respect to hardware complexity and max frequency while maintaining high flexibility. On the one hand, this can be attributed to the fact that the three permutations of interleaver/deinterleaver are properly distributed to both write address and read address. On the other hand, by using submatrixes instead of full interleaving matrix in the first two permutation steps, only a few adders and multiplexers are required in the proposed AGU.
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Conclusion
This paper presents a high-speed low-complexity interleaver/deinterleaver for IEEE 802.11a/g/n WLAN. Currently, it has been successfully integrated into a 2-stream 802.11a/g/n transceiver chip fabricated by SMIC. The proposed design methodology and hardware architecture can also be used to implement other block interleaver/deinterleaver. The interleaver/deinterleaver complaint to IEEE 802.16d/e standard or HiperLAN/2 standard can be obtained just by updating the parameter LUT in the proposed design.
The comparison results show that the proposed interleaver/ deinterleaver has lower hardware complexity and can run at higher working frequency compared with three other similar works, which makes it suitable for the IEEE 802.11a/g/n WLAN.
